1

2

1

2

3

1





## What is claimed is:

2

A system comprising:

a memory bus; and

3 ( a plarality of memory controllers, each memory controller to generate

- memory requests on the memory bus according to a predetermined priority scheme.
- 1 The system of claim 1, wherein the predetermined priority scheme 2. 2 comprises a time slot priority scheme.
- 1 3. The system of claim 1, wherein the predetermined priority scheme 2 comprises a request-select priority scheme.
- 1 4. The system of claren 1, wherein the memory bus comprises a Rambus 2 channel.
  - The system of claim 1, wherein each memory controller generates a 5. memory request during a different predetermined time slot.
  - The system of claim 1, wherein the memory bus comprises plural control 6. portions, each of the control portions associated with corresponding time slot priority schemes.
- 7. The system of claim 6, wherein the time slot priority schemes are 2 staggered.
- The system of claim 6, wherein the control portion comprise a row portion 1 8. 2 and a column portion.
- The system of claim 1, wherein the memory bus comprises plural portions, 1 9. 2 each portion associated with a set of memory devices.

1	10.	A system comprising:
2		a memory bus; and
3		a plurality of memory controllers connected to the memory bus, each
4	memory cont	roller to monitor memory requests generated by another memory controller
5	in performing	g memory-related actions.
1	11.	The system of claim 10, wherein the memory-related actions comprise a
.2	read-modify-	write transaction.
1	12.	The system of claim 10, wherein the memory-related actions comprise a
2	cache coherency action.	
1	13.	The system of claim 10, wherein the memory-related actions comprise a
2	memory request.	
1	14.	The system of claim 10, the memory controller to determine if the
2	memory bus	is available based on outstanding requests from other memory controllers.
1	15.	A method comprising:
2		providing multiple memory controllers on a memory bus;
3		generating requests, by the memory controllers, on the memory bus; and
4		each memory controller monitoring memory-related actions by at least
5	another memo	ory controller.
1	16.	The method of claim 15, wherein generating the requests comprises
2	generating Ra	ambus command packets.
1	17.	The method of claim 15, wherein generating the requests comprises the
2	memory controllers generating the requests one at a time according to a predetermined	
3	priority scheme.	

1	18.	The method of claim 17, wherein generating the requests comprises
2	generating the	requests according to a time slot priority scheme.
1	19.	The method of claim 17, wherein generating the requests comprises
2	generating the	requests according to a request-select priority scheme.
1 4	Sul 20.	The method of claim 1/5, further comprising a memory controller
2	determining w	when to generate a memory request based on the monitoring.
1	21.	The method of claim 15, further comprising a memory controller
2	determining if	a lock has been asserted due to presence of a read-modify-write
3	transaction.	•
1	22.	The method of claim 15, further comprising a memory controller
2	performing a c	cache coherency action based on the monitoring.
1 RI.19	w gg	An article comprising one or more storage media containing instructions
2	that when exec	cuted cause a memory controller to:
3		monitor memory requests from another memory controller on a memory
4	bus;	
5		determining if a memory request can be generated on the memory bus
6	based on the n	nonitoring.  Odd \$3